UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/615,725	07/08/2003	Nasir Abdul Quadir	643-001US	9419

22897 7590 05/19/2006

DEMONT & BREYER, LLC
SUITE 250
100 COMMONS WAY
HOLMDEL, NJ 07733

EXAMINER	
CHOE, HENRY	

ART UNIT	PAPER NUMBER
2817	

DATE MAILED: 05/19/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No.	Applicant(s)	
	10/615,725	QUADIR ET AL.	
	Examiner	Art Unit	
	Henry K. Choe	2817	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

1)☒ Responsive to communication(s) filed on *08 July 2003*.

2a)☐ This action is **FINAL**. 2b)☒ This action is non-final.

3)☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

4)☒ Claim(s) *1-15* is/are pending in the application.

4a) Of the above claim(s) _____ is/are withdrawn from consideration.

5)☐ Claim(s) _____ is/are allowed.

6)☒ Claim(s) *1 and 7* is/are rejected.

7)☒ Claim(s) *2-6 and 8-15* is/are objected to.

8)☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

9)☐ The specification is objected to by the Examiner.

10)☒ The drawing(s) filed on *08 July 2003* is/are: a)☒ accepted or b)☐ objected to by the Examiner.

Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).

Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).

11)☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

12)☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).

a)☐ All b)☐ Some * c)☐ None of:

1.☐ Certified copies of the priority documents have been received.

2.☐ Certified copies of the priority documents have been received in Application No. _____.

3.☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

1) ☒ Notice of References Cited (PTO-892)
2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
3) ☒ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date *7/8/03*.
4) ☐ Interview Summary (PTO-413) Paper No(s)/Mail Date. _____.
5) ☐ Notice of Informal Patent Application (PTO-152)
6) ☐ Other: _____.

DETAILED ACTION

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

> A person shall be entitled to a patent unless –
>
> (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Claims 1 and 7 are rejected under 35 U.S.C. 102(e) as being anticipated by Sowlati (Fig. 4a).

Regarding claim 1, Sowlati (Fig. 4a) discloses an amplifier circuit comprising a first transistor (M1) having a gate terminal (gate terminal of M1) and a drain terminal (drain terminal of M1) and a source terminal (source terminal of M1), a first resistor (Rg1) having a first terminal (upper terminal of Rg1) and second terminal (lower terminal of Rg1) and wherein the first terminal (upper terminal of Rg1) of the first resistor (Rg1) is electrically connected to the gate terminal (gate terminal of M1) of the first transistor (M1), a second transistor (M2) having a gate terminal (gate terminal of M2) and a drain terminal (drain terminal of M2) and a source terminal (source terminal of M2) and wherein the drain terminal (drain terminal of M2) of the second transistor (M2) is electrically connected to the source terminal (source terminal of M1) of the first transistor (M1) [It should be noted that the drain terminal of second transistor M2 is electrically connected to the source terminal of first transistor M1 through the resistor Rb

and capacitor Cb. The terms "electrically connected" is an open ended limitation which does not exclude any intervening elements of components.], and a second resistor (Rb) having a first terminal (right terminal of Rb) and a second terminal (left terminal of Rb) and wherein the first terminal (right terminal of Rb) of the second resistor (Rb) is electrically connected to the gate terminal (gate terminal of M2) of the second transistor (M2) and wherein the second terminal (left terminal of Rb) of the second resistor (Rb) is electrically connected to the drain terminal (drain terminal of M1) of the first transistor (M1) [It should be noted that the second terminal of the second resistor Rb is electrically connected to the drain terminal of the first transistor M1 through the second transistor M2].

Regarding claim 7, Sowlati (Fig. 4a) discloses an amplifier circuit comprising a first transistor (M1) having a gate terminal (gate terminal of M1) and a drain terminal (drain terminal of M1) and a source terminal (source terminal of M1), a second transistor (M2) having a gate terminal (gate terminal of M2) and a drain terminal (drain terminal of M2) and a source terminal (source terminal of M2) and wherein the source terminal (source terminal of M1) of the first transistor (M1) is electrically connected to the drain terminal (drain terminal of M2) of the second transistor (M2) [It should be noted that the source terminal of the first transistor M1 is electrically connected to the drain terminal of the second transistor M2 through the capacitor Cb and resistor Rb. Again, the terms "electrically connected" is an open ended limitation which does not exclude any intervening elements of components.], a first resistor (Rg1) having a first terminal (upper terminal of Rg1) and second terminal (lower terminal of Rg1) and wherein the first

terminal (upper terminal of Rg1) of the first resistor (Rg1) is electrically connected to the gate terminal (gate terminal of M1) of the first transistor (M1), and a second resistor (Rb) having a first terminal (left terminal of Rb) and second terminal (right terminal of Rb) and wherein the first terminal (left terminal of Rb) of the second resistor (Rb) is electrically connected to the drain terminal (drain terminal of M2) of the second transistor (M2), and wherein the second terminal (right terminal of Rb) of the second resistor (Rb) is electrically connected to the gate terminal (gate terminal of M2) of the second transistor (M2).

Allowable Subject Matter

Claims 2-6 and 8-15 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Reasons for Allowance

The following is a statement of reasons for the indication of allowable subject matter: Regarding claim 3, the closest prior art of record, Sowlati (Fig. 4a) does not disclose the following limitations: wherein the first substrate terminal and the second substrate terminal are electrically connected to each other.

Conclusion

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Patent numbers (6,515,547; 6,724,270) are the cascode amplifiers.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Henry Choe whose telephone number is (571) 272-1760.

HENRY CHOE
PRIMARY EXAMINER

#1119